Skip to content

Pull requests: llvm/circt

New pull request New
142 Open 5,731 Closed
142 Open 5,731 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[CombToAIG] Lower comb.icmp
#8016 opened Dec 24, 2024 by uenoku Loading…
[CombToAIG] Add a pattern for mul
#8015 opened Dec 24, 2024 by uenoku Loading…
[ImportVerilog] Support for Procedural assign statements ImportVerilog Moore
#8010 opened Dec 19, 2024 by owlxiao Loading…
2
[VerifToSMT] Fix incorrect loop region result indexing
#8006 opened Dec 18, 2024 by TaoBi22 Loading…
[ImportVerilog] sva prototype ImportVerilog Moore
#7999 opened Dec 16, 2024 by chenbo-again • Draft
[RTG][Elaboration] Move ConstantLike check after TypeSwitch for better performance RTG Involving the `rtg` dialect
#7998 opened Dec 16, 2024 by maerhart Loading…
1
[RTG][Elaboration] Do not internalize primitive values RTG Involving the `rtg` dialect
#7997 opened Dec 16, 2024 by maerhart Loading…
[HW] Add pass to outline certain ops: hw-outline-ops HW Involving the `hw` dialect
#7991 opened Dec 13, 2024 by teqdruid Loading…
5
[RTG][Elaboration] Add support for 'scf.if' and 'scf.for' RTG Involving the `rtg` dialect
#7986 opened Dec 13, 2024 by maerhart Loading…
4
[FIRRTL] Use PRINTF_FD macro instead of 0x80000002 as printf fd
#7983 opened Dec 13, 2024 by Clo91eaf Loading…
10
[RTG] Add InstructionOpInterface RTG Involving the `rtg` dialect
#7979 opened Dec 12, 2024 by maerhart Loading…
1
[RTG][Elaboration] Add support for 'index.add' and 'index.cmp' RTG Involving the `rtg` dialect
#7978 opened Dec 12, 2024 by maerhart Loading…
2
[Do-Not-Merge][FIRRTL][Sim][SV] Rework printf lowering pipeline
#7973 opened Dec 12, 2024 by fzi-hielscher • Draft
[ImportVerilog] Support for sized unpacked arrays in 'inside' expressions ImportVerilog Moore
#7971 opened Dec 11, 2024 by ladisgin Loading…
11
[RTG][Elaboration] Support sequences RTG Involving the `rtg` dialect
#7969 opened Dec 11, 2024 by maerhart Loading…
Fix temporal code motion
#7959 opened Dec 6, 2024 by AndreyVV-100 Loading…
5
[ImportVerilog] Add case inside ImportVerilog Moore
#7928 opened Dec 1, 2024 by ankolesn Loading…
9
[RTGTest] Add some registers RTG Involving the `rtg` dialect
#7924 opened Nov 29, 2024 by maerhart Loading…
7
[RTG][Elaboration] Add support for arith constants RTG Involving the `rtg` dialect
#7890 opened Nov 25, 2024 by maerhart • Draft
2
[circt-test] fix SymbiYosys integration test
#7886 opened Nov 24, 2024 by unlsycn Loading…
11
[ExtractInstances] Append original instance name to path in metadata
#7872 opened Nov 21, 2024 by prithayan Loading…
2
[Verif] LowerContractsPass
#7870 opened Nov 21, 2024 by leonardt Loading…
17
[ImportVerilog] Bump slang
#7792 opened Nov 10, 2024 by hovind • Draft
1 of 3 tasks
22
[FIRRTL] infer more return types in asm format FIRRTL Involving the `firrtl` dialect
#7781 opened Nov 7, 2024 by youngar • Draft
3
[Draft] [OpLib] Create a Dialect for Representing Operator Libraries
#7771 opened Nov 4, 2024 by andrewb1999 • Draft
4
ProTip! Add no:assignee to see everything that’s not assigned.